By Topic

Research on the problems of satellite borne FPGA based finite state machine

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Liu Yuan ; ISSCAA 2008, Research Center of Satellite Technology, Harbin Institute of Technology, 150001, China ; Sun Zhao-wei ; Zhao Dan

The FPGA design tools now wildly used would optimize finite state machinepsilas encoding style and circuit automatically to achieve better performance on timing and area, which made finite state machine full of potential dangerous for space applications. This paper propounded some design methods such as redundancy the state flip-flops and brought in third-part design tool in FPGA design flows to conquer the limitation of design tools and mitigated the SEU effect for FSM. Those methods were used and evaluated in XX_1 satellitepsilas FPGA design, which were proved effective.

Published in:

Systems and Control in Aerospace and Astronautics, 2008. ISSCAA 2008. 2nd International Symposium on

Date of Conference:

10-12 Dec. 2008