By Topic

Data acquisition system for multi channel silicon drift diode-based detector

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Yongkwon Kim ; Institute for Health Science, Korea University, Jeongneung 3-Dong, Seongbuk-Gu, Seoul 136-703, Korea ; JaeKook Moon ; Jonghee Lee ; Kyuyoung Yoon
more authors

We have developed front-end electronics and data acquisition unit for a silicon drift diode (SDD) based prototype detector. The prototype detector consists of an array of 67 SDDs. The array is bump-bonded on a mother board which is cooled by Peltier-water based cooling system. In this study, we describe the function of front-end electronics (including preamplifier, shaper and peak stretcher units) and a data acquisition (DAQ) unit. The hardware consists of three major blocks: 1) a preamplifier board that amplifies the SDD signal, 2) a shaping and stretcher board that shapes event signal and stretches it, and 3) DAQ board that converts analog signal to digital and acquires digitized data. The preamp board amplifies 67 channel SDD signals with OP-amps and controls the jFET of each SDD to optimize reset interval and gain. The shaping board consists of 5 sub-blocks that are shaper, peak stretcher, MUX, discriminator and SHP_ctrl. It shapes the preamplifier signal and generates event signals. The DAQ consists of an array of A/D converters and FPGAs. In our FPGA simulation, the system uses 62% of memory, 21% of LOGIC slice. We evaluated and verified 3 boards with including FPGA program. In the result we found and settled some problems which cross talk and noise. However, we meet two problems that are SDD sensor board and synchronous reset circuit. We will fix some problems and evaluate the detector performance such as spatial resolution and energy spectrum, etc. We will also include the results of phantom study later.

Published in:

2008 IEEE Nuclear Science Symposium Conference Record

Date of Conference:

19-25 Oct. 2008