By Topic

Reconfigurable wireless sensor network node based on Nios core

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Muralidhar, P. ; Nat. Inst. of Technol., Warangal, India ; Rao, C.B.R.

Wireless sensor networks require the design of highly energy-efficient and yet flexible sensor nodes. The hardware flexibility required for dynamic adaptation is traditionally achieved with software based processors or field programmable gate arrays (FPGAs), both of which come with significant energy, area and performance costs when compared to application-specific integrated circuits (ASICs). In this paper, we propose a new HW/SW interface synthesis design method aiming at the Nios-based SOPC platform with a dynamically reconfigurable functional unit. The node was implemented on the Cyclone II FPGA and tested its functionality. Finally small network with four nodes has been developed and tested the node in real time environment for forest fire detection application. This paper also explores different approaches involved in the transfer of data from the test node to the base station and an energy efficient MAC protocol is used.

Published in:

Wireless Communication and Sensor Networks, 2008. WCSN 2008. Fourth International Conference on

Date of Conference:

27-29 Dec. 2008