By Topic

A function-pipelined architecture and VLSI chip for MPEG video image coding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chen-Mie Wu ; Dept. of Electron. Eng., Nat. Taiwan Inst. of Technol., Taipei, Taiwan ; Zi-Hong Chou ; Yuan-Lin Chen

A function-pipelined architecture is presented for MPEG video image coding. Also, based on a 0.8 μm SPDM CMOS technology, a VLSI chip has been designed and implemented for such an architecture. The chip consists of 43,066 transistors and has a die size of 6,673 μm×5,260 μm (or 0.36 cm2). In the future, with such a VLSI chip, a coding processor will be developed for improving the performance of the MPEG video encoding system under development

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:41 ,  Issue: 4 )