By Topic

An Integrated IQ Demodulator with Integrated Low-Power Multi-Gigabit BPSK / ASK Analog Signal Processor in 90nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
David A. Yeh ; Georgia Electronic Design Center, School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, 30308 U.S.A, ; Saikat Sarkar ; Stephane Pinel ; Padmanava Sen
more authors

In this paper, two integrated low-power broadband 90 nm-CMOS analog solutions are demonstrated to demodulate the multi-gigabit BPSK/ASK signal up to 3 Gbps. In the coherent BPSK mode, a transmission speed over 2.5 Gbps is achievable with a carrier frequency range of 8.5-9.5 GHz for a total DC power consumption of 73 mW with more than 20 dB conversion gain. A minimum sensitivity of -35 dBm is demonstrated for this demodulator with 33 dB dynamic range. In the non-coherent ASK mode, a transmission speed over 3 Gbps is achieved for a carrier frequency range of 6-9 GHz at DC power consumption of 32 mW. A minimum sensitivity of -26 dBm is demonstrated for the demodulator with 21 dB dynamic range. This is the best trade-off in terms of data rate and power consumption of CMOS demodulators reported at around 10 GHz carrier frequencies.

Published in:

Microwave Integrated Circuit Conference, 2008. EuMIC 2008. European

Date of Conference:

27-28 Oct. 2008