By Topic

On-Chip S-Shaped Rat-Race Balun for Millimeter-Wave Band Using Wafer-Level Chip-Size Package Process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Inui, C. ; Sch. of Frontier Sci., Univ. of Tokyo, Tokyo ; Manzawa, Y. ; Fujishima, M.

In millimeter-wave CMOS circuits, a balun is useful for connecting off-chip single-end devices and on-chip differential circuits to improve noise immunity. However, an on-chip balun occupies large chip area. To reduce the chip area required for the on-chip balun, a new rat-race balun using rewiring technology with a wafer-level chip-size package (W-CSP) is proposed. The W-CSP balun occupies no area in a die because it is placed over integrated circuits. In the proposed balun, an S-shaped structure is adopted in order to directly connect the balun to differential GSGSG pads on a chip with small area. The S-shaped W-CSP balun was fabricated on a silicon-on-insulator (SOI) substrate. The core area of the S-shaped rat-race balun is 480 mum times 735 mum, which is 22.4% that of a square rat-race balun. As a result of measurement, we found that the minimum insertion loss is 1.7 dB and the operating frequency range is 40 to 61 GHz.

Published in:

Microwave Integrated Circuit Conference, 2008. EuMIC 2008. European

Date of Conference:

27-28 Oct. 2008