By Topic

Faster delay modeling and power optimization for on-chip global interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Aswatha, A.R. ; Dayanand Sagar Coll. of Eng., Dr.M.G.R.Univ., Bangalore ; Basavaraju, T.

The total number of nets in a modern IC design has increased dramatically and exceeded millions. Therefore efficient delay modeling of interconnection is needed for high speed ICpsilas. This paper presents a closed-form expressions for RLC interconnection trees in current mode signaling, which can be implemented in VLSI design tool. These analytical model expressions can be used for accurate calculation of delay after the design clock tree has been laid out and the design is fully routed. Evaluation of this analytical model is several orders of magnitude faster than simulation using SPICE. The power consumption of interconnects has become an important issue as technology scales down. For voltage mode signaling optimum line width that minimizes the total transient power dissipation is discussed in this paper. Closed form solutions are presented for inserting repeaters into RLC lines that are highly accurate with respect to numerical solutions. Considering inductance in repeater insertion significantly saves the repeater area and power consumption.

Published in:

Semiconductor Electronics, 2008. ICSE 2008. IEEE International Conference on

Date of Conference:

25-27 Nov. 2008