Cart (Loading....) | Create Account
Close category search window
 

Synthesis of carry select adder in 65 nm FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yousuf, R. ; Electron. & Commun. Eng. Dept., Nat. Inst. of Technol., Srinagar ; Najeeb-ud-din

Due to rapidly growing system-on-chip industry, not only the faster units but also smaller area and less power has become a major design constraint for VLSI community. Further, demand for high speed is continuously increasing. In processors, most commonly used arithmetic operation is the addition operation. It is the adder delay that determines the maximum frequency of operation of the chip. Different topologies have been put forward, each providing trade-off between different performance parameters and as such no design is considered as superior. Carry select adder is considered to be best in terms of speed and provide compromise between ripple carry adder and carry look-ahead adder, but to a lesser extent at the cost of its area. The goal of this work is to synthesize and optimize the delay, area and Power-Delay Product (PDP) of carry select adder in 65 nm technology using FPGA's. This work proposes a new highspeed, low area design methodology for carry select adder. Basic cell of this proposed topology consists of an XOR gate, one inverter and two multiplexers. Further this proposed logic has been optimized in order to reduce the delay by making use of universal NAND gates. As a result of this area, delay and hence PDP has been reduced to larger extent. Glitches have also eliminated by proper selection of topology. Further, the result of the proposed-optimized carry select adder has been verified analytically by the method of Logical Effort.

Published in:

TENCON 2008 - 2008 IEEE Region 10 Conference

Date of Conference:

19-21 Nov. 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.