By Topic

A linear systolic array for recursive least squares

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
F. Lorenzelli ; Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA ; Kung Yao

Classical systolic design procedures rely on linear or affine space-time transformations because of the well-understood properties of linear operations. In order to increase the efficiency of the final processor, various ad hoc manipulations applied to transformations that appeared to be nonlinear at the physical array level have been proposed. Folding is one of these possible transformations. The authors show that folding can actually be considered to be an overall linear procedure by artificially increasing the dimensionality of the dependence graph of the algorithm. A 1-D array for recursive least squares is also derived as an application of a systematic linear design procedure including folding

Published in:

IEEE Transactions on Signal Processing  (Volume:43 ,  Issue: 12 )