By Topic

Band Pass Filter Design and Optimization on High-Resistivity Silicon for 5GHz RF Front End Receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Zhou Jinchang ; IBIDEN SINGAPORE PTE LTD, 31l Kaki Bukit Road 3, #06-22 Techlink Singapore, ; Xiao Xianghua ; Liu Shiguo ; Kunio Nagaya
more authors

Low-cost and compact size is endlessly requested by new wireless and mobile communication systems. These requirements are critical for some specific application such as bandpass filter(BPF). Most of today embedded filters in SIP are made on low temperature co-fired ceramics (LTCC) technology, which eliminates Surface Mount Technology (SMT) and reduces the size of the filter. While LTCC filter can reduce the lateral size due to relatively high dielectric constant, it may not represent the most economical solution. Due to the increasing complexity and miniaturization of today's wireless products, the radio subsystems are being driven to very aggressive trends in advanced silicon processes for its process maturity, miniaturization. In this paper, a flowchart for RF BPFs design on silicon wafer from single inductor, capacitor to BPF optimization has been presented and proved. Two test vehicles for 5 GHz Wifi BPF are fabicated and characterized on six high-resistivity silicon (HR) wafers. Wide bandpass filter size at 0.9 mm times 1.4 mm and narrow bandpass filter size at 1.2 mm times 1.66 mm are realized. The preliminary measurement results are shown in the following.

Published in:

Electronics Packaging Technology Conference, 2008. EPTC 2008. 10th

Date of Conference:

9-12 Dec. 2008