By Topic

Glass as a Substrate for High Density Electrical Interconnect

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Xiaoyun Cui ; Wolfson Sch. of Mech. & Manuf. Eng., Loughborough Univ., Loughborough, UK ; Bhatt, D. ; Khoshnaw, F. ; Hutt, D.A.
more authors

The high volume production of substrates able to support high density interconnection is becoming increasingly difficult as the pitch of devices continues to decrease. An important issue is the alignment of microvias and pads which is made particularly challenging by the dimensional instability of traditional organic substrates. In this work, glass has been investigated as an alternative substrate material. Glass offers potential advantages including: electrical insulation, dimensional stability, thermal expansion similar to Si and optical transparency. This paper examines manufacturing processes for the preparation of substrates built up from 50 to 100 ¿m thick glass sheets. Excimer laser machining was used to form microvias and tracks in the glass which were metallised using electroless plating methods. Using a photoresist layer during the laser machining process helped to reduce debris on the glass surface and could be used to direct the subsequent deposition of electroless copper or nickel such that circuit patterns could be created. Lamination of the thin glass sheets was investigated using direct glass to glass bonding and through the use of an intermediate layer. A method for the combination of these techniques to create multilayer substrates is proposed.

Published in:

Electronics Packaging Technology Conference, 2008. EPTC 2008. 10th

Date of Conference:

9-12 Dec. 2008