Optimization of the gate misalignment effects in graded channel DG FD SOI n-MOSFET with high - κ gate dielectrics | IEEE Conference Publication | IEEE Xplore