By Topic

Designing for parallel fuzzy computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ascia, G. ; Istituto di Inf. e Telecommun., Catania Univ., Italy ; Catania, V. ; Giacalone, B. ; Russo, M.
more authors

As the number of fuzzy logic applications increases, demand for faster architectures will grow. Our design for a VLSI fuzzy processor uses fuzzy inference techniques that optimize processing time. Preprocessing that reduces the number of rules to be processed, parallel computation of active rule degrees of activation, and scalability are major features of this architecture. The journal issue contains a concise summary of this article. The complete article is linked to Micro's home page on the World Wide Web (http://www.computer.org/pubs/micro/micro.htm)

Published in:

Micro, IEEE  (Volume:15 ,  Issue: 6 )