By Topic

SLC-based optical interconnect for computing systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Shigeru Nakagawa ; IBM Tokyo Research Laboratory, 1623-14 Shimotsuruma, Yamato, Kanagawa 242-8502, JAPAN ; Yoichi Taira ; Hidetoshi Numata ; Kaoru Kobayashi
more authors

The performance increase of computing systems is hindered by the power dissipated by the system. Multi-core systems enable the performance increase under such power-constrained environment with high-level interconnection of power-efficient processing elements. High-density and high-bandwidth interconnects are crucial for such systems, and optical interconnects promise to provide the required features, such as data rate, channel density, power dissipation. In this paper, we have demonstrated a high-density, chip-based optical interconnect exploiting a waveguide-integrated surface laminar circuit (SLC) board. A build-up polymer waveguide layer is formed on a SLC, and optical and electrical chips constructing optical interconnects are flip-chip mounted on the SLC much like low-cost electrical packaging using printed circuit boards. Assembled optical interconnect transmitter and receiver have demonstrated 10 Gbps operations.

Published in:

2008 IEEE 9th VLSI Packaging Workshop of Japan

Date of Conference:

1-2 Dec. 2008