By Topic

3D-SiP: The latest miniaturization technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Schaper, L.W. ; Univ. of Arkansas, Fayetteville, AR

The latest packaging trend of three dimensional system in package (3D-SiP), based either on direct 3D silicon IC stacking or on the use of silicon or organic interposers, is placed in the context of the historical trend toward smaller, faster, and cheaper electronic systems. It can be shown that virtually all packaging advances have been directed toward the reduction of total system interconnect length, and the reduction of superfluous material not required to perform electronic functions. Examples are presented from the days of vacuum tube systems to the present 3D silicon approaches. Various technologies being developed for 3D-SiP are described. Though these approaches differ in technical details, they are all attempting to continue the 50+ year tread of electronics miniaturization through reducing material volume and interconnect length.

Published in:

VLSI Packaging Workshop of Japan, 2008. VPWJ 2008. IEEE 9th

Date of Conference:

1-2 Dec. 2008