By Topic

Multipath reversed nested Miller compensation with voltage buffer for low-power three-stage amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Zushu Yan ; Beijing Microelectronics Technology Institute, Beijing, China

A multipath reversed nested Miller compensation (MRNMC) scheme with voltage buffer (MRNMCVB) is presented in this paper. By using an efficient voltage buffer, a low-voltage, low-power, three-stage RNMC amplifier topology suitable for large capacitive load applications is constructed with a noninverting intermediate stage. Moreover, the internal feedback loop introduced by the buffer prevents the reduction in high-frequency gain and extends the bandwidth of the amplifier significantly. Furthermore, a multipath feedforward stage is added to generate a left-half-plane (LHP) zero, which improves the stability of the amplifier and reduces the size of compensation capacitors simultaneously. An optimized MRNMCVB amplifier has been implemented in a 0.35-mum CMOS process. The amplifier driving a 500-pF load capacitor achieves 1.76-MHz unity-gain frequency (UGF), 59deg phase margin, and 0.88-V/mus average slew rate, while dissipating only 45-muW power at a 1.5-V supply. The total capacitor value is just 2.92-pF.

Published in:

Electron Devices and Solid-State Circuits, 2008. EDSSC 2008. IEEE International Conference on

Date of Conference:

8-10 Dec. 2008