By Topic

ATM Cell Scheduling and Learning by Function-Level Evolvable Hardware

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Qingchun Wang ; Dept. of Comput. Sci., Wuhan Inst. of Technol., Wuhan, China

The possibility of using Evolvable Hardware (EHW) for scheduling real-time traffic in Asynchronous Transfer Mode (ATM) networks have studied in this paper. EHW is hardware built on programmable logic devices and whose architecture can be reconfigured by using genetic learning to adapt to new environments. A novel design is the function-level EHW based on Field programmable Gate Array (FPGA) chips. A number of Programmable Floating Processing Units (PFUs) are embedded in on chip. The selectable high-level hardware functions of each PFU make the function-level PFU make the function-level EHW to be suitable for a wide variety of applications in practice.

Published in:

Computational Intelligence and Industrial Application, 2008. PACIIA '08. Pacific-Asia Workshop on  (Volume:2 )

Date of Conference:

19-20 Dec. 2008