By Topic

VLSI Implementation of Fast Connected Component Labeling Using Finite State Machine Based Cell Network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pradipta Roy ; Optronics Centre, Integrated Test Range, Chandipur ; Prabir Kumar Biswas

Connected component labeling of a binary image is an indispensable task for image segmentation and analysis. For real time video object segmentation, total processing time to label all the objects of an entire image is critical as it is constrained by inter frame temporal difference. Parallel dedicated hardware is necessary to solve this problem in real time. In this paper we have proposed a parallel VLSI architecture for fast connected component labeling of a binary video frame image. We have adopted a seeded region-growing algorithm, which is implemented in a state machine based cell network. The design is verified in XILINX FPGA with real time video image data containing different objects with different shapes and sizes. The worst-case labeling time for a full video frame is 5 ms (using a 32 MHz clock), which is well below the required inter frame timing interval of 40 ms.

Published in:

Computer Vision, Graphics & Image Processing, 2008. ICVGIP '08. Sixth Indian Conference on

Date of Conference:

16-19 Dec. 2008