By Topic

Novel Local Silicon-Gate Carbon Nanotube Transistors Combining Silicon-on-Insulator Technology for Integration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Min Zhang ; Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon ; Philip C. H. Chan ; Yang Chai ; Qi Liang
more authors

By taking advantage of the silicon-on-insulator technology and the in situ carbon nanotube (CNT) growth, new local silicon-gate carbon nanotube FETs (CNFETs) have been implemented in this paper. We propose an approach to integrate the CNFET onto the silicon CMOS platform for the first time. Individual device operation, batch fabrication, low parasitic capacitance, and better compatibility to the CMOS process were realized. The characteristics of the CNFETs are comparable to the state-of-the-art devices reported. The scaling effect, ambipolar conductance, Schottky barrier effect, and I-V characteristics noise were analyzed. The physical properties of the CNTs were also characterized.

Published in:

IEEE Transactions on Nanotechnology  (Volume:8 ,  Issue: 2 )