By Topic

Simulation and analysis of enhanced switch architectures for interconnection networks in massively parallel shared memory machines

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Liu, Y. ; Courant Inst. of Math. Sci., New York Univ., NY, USA ; Dickey, S.

Improvements in performance which can be obtained by adding buffers to a crossbar switch are assessed by changing the configuration of the buffers and by adding the capability of combining messages to the buffers. Four basic k×k crossbar switch types are described: unbuffered; k-input buffers, one per output port; one-input buffers, one per input port; and one-input buffers, k buffers per output port. Previous analytical work and simulation studies of some of these switch types are reviewed, and the analysis is extended to the other types. An analytical model for simple hot-spot traffic is presented, and simulation results are shown for different kinds of message combining

Published in:

Frontiers of Massively Parallel Computation, 1988. Proceedings., 2nd Symposium on the Frontiers of

Date of Conference:

10-12 Oct 1988