Referenced Items are not available for this document.
The front-end digital encoder has become the bottleneck of the ultra-high speed flash ADCs. Pipelined digital encoder suites for 4-bit ultra high speed flash ADC is presented in this paper. It has two-stage pipelining to enhance the speed. The design is simulated and implemented using 0.18 mum UMC CMOS technology. The proposed encoder operates with 2.5 GSPS and consumes 0.8 mW. The proposed encoder effectively reduces the bubble induced error.
Published in:
Signals, Circuits and Systems, 2008. SCS 2008. 2nd International Conference on
Date of Conference: 7-9 Nov. 2008
- Page(s):
- 1 - 5
- E-ISBN :
- 978-1-4244-2628-7
- Print ISBN:
- 978-1-4244-2627-0
- INSPEC Accession Number:
- 10454453
- Conference Location :
- Monastir
- Digital Object Identifier :
- 10.1109/ICSCS.2008.4746926
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
