By Topic

A 4GHz direct digital frequency synthesizer utilizing a nonlinear sine-weighted DAC in 90nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hong Chang Yeoh ; Dept. of Electr. & Electron. Eng., Chung-Ang Univ., Seoul ; Kwang-Hyun Baek

A nonlinear sine-weighted digital-to-analog converter (DAC) can significantly reduces the power consumption and the complexity of direct digital frequency synthesizers (DDFSs). With the sine conversion implemented in the DAC, the phase-to-amplitude mapping (PAM) stage can be totally eliminated, thus drastically reduces the latency and increases the speed of the DDFS as the PAM stage is usually the speed bottleneck of a DDFS design. Utilizing quarter wave mapping technique, the simulated results of the DDFS with a 7-bit sine approximation using a modified binary-to-thermometer decoder, current switch and driver achieve a maximum spurious free dynamic range (SFDR) of 53 dBc at low synthesized output and better than 44 dBc across the whole Nyquist range when clocked at 4 GHz. Designed and simulated in 90 nm CMOS, this monolithic DDFS has 6 clock cycle latency and consumes only 462 mW when operating at 4 G sample/s.

Published in:

Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on

Date of Conference:

Nov. 30 2008-Dec. 3 2008