By Topic

Architecture design of low-power and low-cost CAVLC decoder for H.264/AVC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Han-Jung Huang ; Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu ; Chih-Peng Fan

The context-based adaptive variable length coding (CAVLC) is a new and efficient entropy coding tool for the H.264/AVC. Although the CAVLC provides the excellent compression ratio, the computational complexity of the CAVLC decoder (CAVLD) is higher than that of the traditional variable length decoder. In this paper, we propose a low-power and low-cost architecture of the CAVLC decoder for the H.264/AVC baseline profile. The research derives the optimum power model for the variable length look-up table (LUT) of the CAVLC decoder, and then we divide the decoding phase of the LUT into two decoding layers. We also merge the common code words to reduce the hardware cost among the different LUTs in the second decoding layer. Moreover, the design is based on the 0.18-mum TSMC CMOS technology. The experimental results show that the proposed decoder operates at the 125 MHz clock frequency with the hardware cost of 4412 gates. Furthermore, the proposed design can reduce the power consumption about 44% to 48% more than the previous low-power CAVLD schemes do.

Published in:

Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on

Date of Conference:

Nov. 30 2008-Dec. 3 2008