By Topic

The design and transport latency analysis of a locality-aware network on chip architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chung-Ping Young ; Dept. of Comput. Sci. & Inf. Eng., Nat. Cheng Kung Univ., Tainan ; Chung-Chu Chia ; Yen-Bor Lin

The major drawback of an on-chip network is the strongly decreased timing predictability due to the dynamic routing. While for some special applications, such as distributed shared memory (DSM) and multi-mode cryptosystems, itpsilas not necessary to introduce the dynamic routing mechanism between multiple processing elements (PEs) due to their different communication features. Therefore, we propose a hierarchical topology which is scalable, resource-efficient, latency-predictable, compact and easy to implement due to its simple interconnect. In a hierarchical topology, the router can be designed statically so that the transport latency of packets transmitted via the on-chip network becomes much easier to predict as long as the deadlock and starvation problems have been prevented. In this paper, we analyze the local transport latency and the global transport latency of our application specific NoC design and show that they are predictable and bounded within a boundary derived from the proposed prediction equations.

Published in:

Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on

Date of Conference:

Nov. 30 2008-Dec. 3 2008