By Topic

An untrimmed CMOS amplifier with high CMRR and low offset for sensor applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhang, X.L. ; Chartered Semicond. Manuf. Pte Ltd., Singapore ; Chan, P.K.

This paper presents a new CMOS amplifier with high common-mode rejection ratio (CMRR) and low offset, dedicated to integrated sensors, using total continuous-time design technique but without the need of trimming. This is based on cascading two high-gain differential stages to form a composite front-end gain stage for enhancing CMRR as well as reducing systematic errors, and incorporating an averaging layout technique to reduce the random mismatch errors. Powered by a total 3.3 V supply, measurements on 15 samples have shown that the mean and standard deviation of the input-referred offset are 50.4 muV and 0.678 mV respectively. The proposed amplifier has also achieved CMRR greater than 110 dB (0 - 150 Hz), offset drift less than 0.8 muV/degC for temperature ranging from -55degC to +125degC, input-referred noise less than 17.47 nV/radic(Hz) at 1 kHz and active area of 0.117 mm2 in a 0.6 mum CMOS technology.

Published in:

Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on

Date of Conference:

Nov. 30 2008-Dec. 3 2008