By Topic

A 10-Gb/s fully balanced differential output transimpedance amplifier in 0.18-μm CMOS technology for SDH/SONET application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
B. Shammugasamy ; RMIC Group, Universiti Sains Malaysia, Engineering Campus, 14300 Nibong Tebal, Seberang Perai Selatan, Penang, Malaysia ; T. Z. A. Zulkifli

In this paper, a fully balanced 10-Gb/s differential output transimpedance amplifier (TIA) is realized in 0.18-mum CMOS technology for SDH/SONET application. The TIApsilas input dynamic range is further improved by adding an automatic gain control (AGC) amplifier circuit. To extend the -3-dB bandwidth in a limited 0.18-mum CMOS process, this design utilizes the series peaking technique with 50-Omega output buffer while achieves the differential gain of 62-dBOmega and the bandwidth of 8.1-GHz in the presence of 0.2-pF photodiode capacitance. This TIA operates from a dual supply voltages of 1.8-V for TIA core and 2.2-V for the AGC block while consuming 70-mW of total chip power with the input sensitivity of -15-dBm for a bit error ratio (BER) of 10-12.

Published in:

Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on

Date of Conference:

Nov. 30 2008-Dec. 3 2008