By Topic

Improving the design of parallel-pipeline cyclic decoders towards fault-secure versions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jaber, H. ; LICM, Univ. of Metz, Metz ; Monteiro, F. ; Dandache, A.

In this paper, we consider the problem of designing fault-secure decoders for various cyclic linear codes. The principle relies on a slight modification of the high speed parallel-pipeline decoder architecture in [6], to control the correct operation of the cyclic decoder as well. The complexity evaluation has been obtained by synthesizing parallel-pipeline decoder for various code on a Stratix II FPGA using the Alterapsilas Quartus II software. It shows that their FS versions compare favorably against the unprotected ones, with respect to the area and the maximal operation frequency.

Published in:

Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on

Date of Conference:

Nov. 30 2008-Dec. 3 2008