Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

UVeriESD: An ESD verification tool for SoC design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Hsueh, K.K. ; United Microelectron. Corp., Sunnyvale, CA ; Sin-Hao Ke ; Lee, J. ; Rosenbaum, E.

This paper describes an ESD verification methodology that is applied at several points in the design process. By identifying ESD reliability hazards at each step in the design flow, the amount of redesign needed to address ESD reliability issues is greatly reduced. The checker efficiently computes power bus parasitic resistances, allowing it to be used during floor planning when the library is unavailable; it finds the three shortest ESD paths between any two external pads, allowing the checker to be used during IO ring placement before completion of the chip layout; it processes the GDS file and checks the voltage drop between any two ESD devices; it simulates the voltage drop across each ESD device in the discharge path in order to detect ESD design flaws. The ESD checker can be used with or without the actual extracted netlist, i.e., with either a DSPF or a DEF file.

Published in:

Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on

Date of Conference:

Nov. 30 2008-Dec. 3 2008