By Topic

Performance analysis of queuing algorithms in packet system internal protocol handler

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Seong-Soon Joo ; Electron. & Telecommun. Res. Inst., Taejon, South Korea ; Kyung-Pyo Jun ; Young-Si Kim

In the packet handler of a ISDN switching system, the design of the inter-processor communication is one of main problem to be solved for achieving a good packet switching performance. We evaluate the performance of the PIPH by experiments on the TDX-10 ISDN packet handler test bed, which consists of three major parts: I/O controller, source simulator, and sink simulator. The performance tests are carried out by four steps in order to measure the maximum inter-processor communication throughput of the packet handler and to find the bottle-necks in the inter-processor communication architecture, and to tune the service discipline and the service parameters for the queuing algorithms in the PIPH

Published in:

Singapore ICCS '94. Conference Proceedings.  (Volume:1 )

Date of Conference:

14-18 Nov 1994