By Topic

Low-Latency Low-Complexity Architectures for Viterbi Decoders

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Renfei Liu ; Dept. of Electr. & Comput. Eng., Univ. of Minnesota, Minneapolis, MN, USA ; Parhi, K.K.

Look-ahead techniques are applied in the nonlinear add-compare-select unit for achieving high throughput in Viterbi decoders. Multiple steps of the binary trellis are combined into an equivalent one-step complex trellis in time sequence, which is referred to as the branch metric precomputation (BMP). As the look-ahead level increases, the BMP dominates the complexity and delay of the overall system architecture. This paper systematically proposes an optimal branch metric computation scheme with the minimal complexity and latency. The proof of its optimality is also given. This highly efficient scheme leads to a novel overall optimal BMP architecture for any look-ahead level. Furthermore, an alternative technique other than the look-ahead is proposed for reducing the latency at very low complexity cost. This alternative technique can be either applied in combination with the proposed architecture to achieve the lowest latency at a slight increase in complexity or used on its own for low complexity compared with other look-ahead-based architectures. Results show that the three proposed architectures can either reduce complexity by up to 84% or reduce the latency by up to 72.50%.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:56 ,  Issue: 10 )