By Topic

A 20MS/s 11-bit Digital-to-Analog Converter Using a Combined Capacitor and Resistor Network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Davidovic, M. ; Inst. of Electr. Meas. & Circuit Design, Vienna Univ. of Technol., Vienna, Austria ; Nemecek, A. ; Zach, G. ; Zimmermann, H.

Within this work an 11-bit digital-to-analog converter (DAC) with a combined capacitor and resistor network is presented. The proposed topology contains a series of resistors for the lower 6-bit and a binary-weighted capacitor network for the higher 5-bit. Due to this two-stage design approach, area is reduced by a factor of 12 compared to a simple binary-weighted network requiring 211 unit capacitors. In order to achieve both, high conversion rate plus 11-bit accuracy, additionally to the two-stage design, device matching is improved using a series of two capacitors instead of one for the basic cell. Thus the differential non linearity (DNL) is reduced, as a factor of two in device matching is gained. For the output range of 2.5 V to 3.7 V a DNL<0.8LSB, an integral non linearity (INL) of 1.68LSB, and a conversion rate of 20 MS/s are achieved at a power consumption of ~8 mW at Vcc=5 V. The DAC is realized in a 0.6 ¿m BiCMOS process with an active area smaller by a factor of nine compared to the total chip size of 1600×915 ¿m2.

Published in:

NORCHIP, 2008.

Date of Conference:

16-17 Nov. 2008