By Topic

Automatic Verification Plan Generation to Speed up SoC Verification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
C. M. Kirchsteiger ; Institute for Technical Informatics 8010 Graz, Austria, Email: c.kirchsteiger@tugraz.at ; C. Trummer ; C. Steger ; R. Weiss
more authors

In this work developed in the SIMBA project, we present a novel methodology to reduce the time for System-on-Chip (SoC) verification significantly by automatically generating a verification plan from the specification document. We consider the specification as a series of semi-formal textual use cases, which is a widely accepted document-based hardware specification format and suitable for automatic post-processing. We use an RFID SoC to demonstrate the benefits of our methodology. We show that it significantly reduces the time for functional verification, removes errors in the specification and detects a number of discrepancies between the RFID SoC and the RFID protocol specification.

Published in:

NORCHIP, 2008.

Date of Conference:

16-17 Nov. 2008