Cart (Loading....) | Create Account
Close category search window
 

Automatic Verification Plan Generation to Speed up SoC Verification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
5 Author(s)
Kirchsteiger, C.M. ; Inst. for Tech. Inf., Graz, Austria ; Trummer, C. ; Steger, C. ; Weiss, R.
more authors

In this work developed in the SIMBA project, we present a novel methodology to reduce the time for System-on-Chip (SoC) verification significantly by automatically generating a verification plan from the specification document. We consider the specification as a series of semi-formal textual use cases, which is a widely accepted document-based hardware specification format and suitable for automatic post-processing. We use an RFID SoC to demonstrate the benefits of our methodology. We show that it significantly reduces the time for functional verification, removes errors in the specification and detects a number of discrepancies between the RFID SoC and the RFID protocol specification.

Published in:

NORCHIP, 2008.

Date of Conference:

16-17 Nov. 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.