By Topic

Reconfigurable Instruction Set Processor Design Using Software Based Configuration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

Due to the potential enhancements in the execution of software based applications shown by Reconfigurable Instruction Set Processors (RISPs), reconfigurable computing has become a subject of great deal of research in the field of computer sciences. Its key feature is the ability to perform the computations in hardware to increase the performance on one hand while retaining much of the flexibility of the software on the other hand. The VLSI development is continuously improving and new ways must be obtained to become able to fully take the advantages of the emerging technology. Reconfigurable hardware might be the next step which will give computer performance a big leap forward. The idea is to use the now a daypsilas high performance FPGA technology to adapt the hardware to the problem. This research paper presents an alternative design of a RISP which supports multiple threads running concurrently, all with instant hardware support. Core of Xilinx FPGAs like Virtex series has been used to adapt the possibilities of loading partial hardware configurations while retaining the execution of the remaining active parts of the application.

Published in:

Advanced Computer Theory and Engineering, 2008. ICACTE '08. International Conference on

Date of Conference:

20-22 Dec. 2008