By Topic

Signal integrity analysis of DDR3 high-speed memory module

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Cheng-Kuan Chen ; Dept. of Electr. Eng. & Grad. Inst. of Commun. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Wei-Da Guo ; Chun-Huang Yu ; Wu, Ruey-Beei

In this paper, a complete simulation methodology is introduced to analyze the signal integrity in a double data rate (DDR3) high-speed memory module. The equivalent models of the first-level package and various discontinuities in printed circuit board (PCB) are extracted, and then linked together by using general transmission-line models for the interconnections. Good agreements between the simulated and measured scattering parameters have confirmed the practicability of the simulation methodology. The fly-by structure is found to be crucial and thinner transmission lines around the synchronous dynamic random memory (SDRAM) region should be employed for achieving impedance matching with suitable design graph constructed accordingly. Finally, the effects of these models on the eye diagram are simulated to access their significance, for which the fly-by design is found to be the most critical, followed in order by package connections, via transitions, serpentine delay lines, and bends.

Published in:

Advanced Packaging and Systems Symposium, 2008. EDAPS 2008. Electrical Design of

Date of Conference:

10-12 Dec. 2008