By Topic

Low-Power 16 x 10 Gb/s Bi-Directional Single Chip CMOS Optical Transceivers Operating at ≪ 5 mW/Gb/s/link

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Schow, C.L. ; IBM T. J. Watson Res. Center, Yorktown Heights, NY ; Doany, F.E. ; Chen Chen ; Rylyakov, A.V.
more authors

We report here on a parallel optical transceiver based on a single 0.13 mum CMOS amplifier chip with 16 transmitter and 16 receiver channels. The transceiver is designed to support very low-power, chip-to-chip optical data buses on printed circuit boards at data rates up to 10 Gb/s/channel. Optical interfaces to the chip are provided by 16-channel photodiode (PD) and VCSEL arrays directly flip-chip soldered to the CMOS IC. The resulting complete transceivers, or optochips, are low-cost, low-profile highly-integrated chip-scale components. The packaging approach, dense hybrid-integration of optical devices with CMOS, facilitates further scaling to even larger 2-D arrays for future massively parallel optical data buses. Comparison with a previously reported high-speed transceiver Optochip is provided to provide insight into the design space of dense CMOS-based parallel optical transceivers.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:44 ,  Issue: 1 )