By Topic

A dual-ported variable-way L1 D-cache design for high performance embedded DSP

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Di Jia ; Tsinghua Nat. Lab. of Inf. & Technol., Tsinghua Univ., Beijing, China ; Hu He ; Yihe Sun

This paper proposes a truly dual-ported variable-way set-associative L1 D-cache design for high performance embedded DSP (Digital Signal Processor). Several power-efficient D-cache optimizations are implemented in the design, which try to reduce the energy consumption of the L1 D-cache without affecting the performance significantly. The strategy to verify the L1 D-cache controller is also presented in this paper, which complements the simulation approach with the formal method by using System Verilog assertions. Experimental results show that miss rate of the L1 D-cache is about 5% better than that of a single-ported one due to dual-ported references. And, the miss penalty is improved by more than 20% compared with a baseline L1 D-cache without these optimizations.

Published in:

Solid-State and Integrated-Circuit Technology, 2008. ICSICT 2008. 9th International Conference on

Date of Conference:

20-23 Oct. 2008