By Topic

The impact of interface quality on High-K gate dielectric devices for 32 nm technology and beyond

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hsing-Huang Tseng ; Front End Processes Div., SEMATECH, Austin, TX, USA

Future devices will be fabricated with high-k/metal gate stack and possibly employ 3D devices and/or high mobility channel materials. Gate stack research targeted for devices scaled to 32 nm and beyond should address the compatibility with scaled CMOS technologies in addition to the EOT scaling of High-K dielectric itself. This paper discusses recent progress and challenges in high-k dielectric for scaled CMOS technologies, especially the impact of the robustness of the interfacial layer beneath the high-K bulk on the MOSFET threshold voltage roll-off and the device reliability such as stress-induced leakage current (SILC). The directions to improve the interfacial quality of HK/MG stack will be discussed. Challenges of high-K dielectric formation targeted for future SiGe channel devices will be highlighted.

Published in:

Solid-State and Integrated-Circuit Technology, 2008. ICSICT 2008. 9th International Conference on

Date of Conference:

20-23 Oct. 2008