By Topic

Fabrication of silicon-on-insulator (SOI) and high-k materials using plasma technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chu, P.K. ; Dept. of Phys. & Mater. Sci., City Univ. of Hong Kong, Kowloon, China

Plasma-based technologies such as plasma immersion ion implantation and deposition (PIII&D) are widely used. In addition to the capability to alter the materials surface, novel microelectronic structures can be fabricated. In this invited paper, our recent research activities on the application of plasma technologies to microelectronics are reviewed. Silicon-on-insulator (SOI) is replacing conventional bulk silicon substrates in many high speed, low power microelectronic devices because it possesses advantages such as reduction of parasitic capacitance, excellent sub-threshold slope, elimination of latch up, and resistance to radiation. However, wider applications of SOI in microelectronics are hampered by the self-heating effects caused by the poor thermal conductivity of the buried silicon dioxide layer. We have produced alternative buried insulators such as diamond-like carbon that possesses better thermal conductivity than conventional silicon dioxide using plasma immersion ion implantation and deposition (PIII&D) and successfully fabricated SOI structures with improved thermal stability. The use of low-energy plasma hydrogenation to substitute for the more costly beam-line hydrogen ion implantation in the ion-cutting layer transfer technology is also discussed. In the 45 nm node, high-k dielectrics are used as a replacement for SiO2. Plasma immersion ion nitridation is used to produce thin HfO2 films with improved thermal and electrical properties. Co-doping with fluorine and nitrogen is also found to effectively suppress the interfacial compounds between ZrO2 and silicon and the resulting dielectric properties are improved. Recent progress is reviewed in this paper.

Published in:

Solid-State and Integrated-Circuit Technology, 2008. ICSICT 2008. 9th International Conference on

Date of Conference:

20-23 Oct. 2008