By Topic

Process characterization for strained Si on SOI CMOS devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ran Liu ; State Key Lab of ASIC & System, Fudan University, Shanghai 200433, China

Although the strained-Si channel engineering seems to be rather compatible with the existing mainstream CMOS process, the use of strained Si on SOI virtual substrates introduces new process and integration issues that need to be addressed for successful manufacturability and reliability. Even for ideal strained Si on SOI substrates, the impacts of various CMOS process steps, e.g., patterning, oxidation, implantation and annealing, on strain relaxation, defect formation and Ge interdiffusion need to be well understood and controlled before feasible process integration can be achieved. In this work, we investigate the influences of pad oxidation, gate oxidation and dopant-activation annealling on strained Si on SOI heterostructures by using UV micro-Raman spectroscopy in combination with other characterization techniques, such as Auger electron spectroscopy (AES), atomic force microscopy (AFM), high resolution x-ray diffraction (HRXRD), secondary ion mass spectrometry (SIMS), transmission electron microscopy (TEM).

Published in:

Solid-State and Integrated-Circuit Technology, 2008. ICSICT 2008. 9th International Conference on

Date of Conference:

20-23 Oct. 2008