By Topic

Reconfigurable Cell Architecture for Systolic and Pipelined Computing Datapaths

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hanoun, A. ; Inst. of Comput. Technol., Hamburg Univ. of Technol., Hamburg ; Mayer-Lindenberg, F. ; Soudan, B.

This paper introduces a reconfigurable computing cell architecture for pipelined and systolic datapaths in the mixed grained reconfigurable coprocessor array system (MiGCop). The cell is efficiently capable of building scalable parallel-parallel, serial-parallel, and serial-serial signed multipliers. Several cells can be combined to form a reconfigurable coprocessor that is tightly coupled with clusters of specially-designed lightweight RISC processors. In this paper, we present two different cell structures and compare their implementations using the 0.13 mum standard cell CMOS technology from Faradayreg and select the design with the most efficient area-delay product for the emerging MiGCop system. We will show that the cells are capable of computation frequencies higher than 250 MHz at a reasonable power consumption.

Published in:

Reconfigurable Computing and FPGAs, 2008. ReConFig '08. International Conference on

Date of Conference:

3-5 Dec. 2008