By Topic

Finite Precision Analysis of the 3GPP Standard Turbo Decoder for Fixed-Point Implementation in FPGA Devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Morales-Cortes, A. ; Dept. of Electr. Eng., CINVESTAV-IPN, Guadalajara ; Parra-Michel, R. ; Gonzalez-Perez, L.F. ; Cervantes, T.G.

FPOAs are reconfigurable devices similar to FPGAs but offer a much higher level of abstraction than the gate level. The main advantage of FPOAs is their deterministic on chip network, which guarantees that an application executes at the design frequency. Mathstarpsilas current toolflow requires constant manual guidance to place and route a design. In this paper we propose a finite domain Constraint Satisfaction (CS) based approach, which considers the communication delay between hardware resources to ensure that they meet the designpsilas timing requirement. We tested our Placement tool using a parameterized design test generator, and a 48-tap FIR filter. The tool reported a feasible solution for problems with known solutions, typically within a few seconds.

Published in:

Reconfigurable Computing and FPGAs, 2008. ReConFig '08. International Conference on

Date of Conference:

3-5 Dec. 2008