By Topic

Automatic Synthesis of Multiprocessor Systems from Parallel Programs under Preemptive Scheduling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Harold Ishebabi ; Dept. of Comput. Sci., Univ. of Potsdam, Potsdam ; Philipp Mahr ; Christophe Bobda

A design approach for multiprocessor systems on FPGAs is presented. The goal is to customize such systems for target parallel programs by simultaneously solving the problems of task mapping and high level synthesis. By considering the effect of fixed-priority preemptive scheduling when several tasks share a processor resource, a broad spectrum of embedded application requirements is covered. Experimental results, in which architectures for IEEE 802.11g and WCDMA baseband signal processing are synthesized, demonstrate the feasibility.

Published in:

2008 International Conference on Reconfigurable Computing and FPGAs

Date of Conference:

3-5 Dec. 2008