Cart (Loading....) | Create Account
Close category search window

Innovative process architectures for rapid cycle-time sub 0.5 μm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bold, B.S. ; GEC Plessey Semicond., Plymouth, UK ; Gaston, G.J.

New semiconductor manufacturing equipment capability is providing significant process cycle-time advantages in three distinct ways. Clustering operations reduces the number of visits each wafer makes through a particular tool, with savings in wafer cleaning and loading stages. New process techniques, such as high pressure oxidation and RTP, can also provide dramatic reductions in process time. New equipment capability enables innovation in process architecture, to reduce the number of process steps. This paper focuses on means of reducing thermal process stages in sub 0.5 μm CMOS technology

Published in:

Advanced MOS and Bi-Polar Devices, IEE Colloquium on

Date of Conference:

14 Feb 1995

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.