By Topic

HMP-ASIPs: heterogeneous multi-pipeline application-specific instruction-set processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Radhakrishnan, S. ; Sch. of Comput. Sci. & Eng., Univ. of New South Wales, Sydney, NSW ; Guo, H. ; Parameswaran, S. ; Ignjatovic, A.

A heterogeneous multi-pipeline architecture to enable high-performance application-specific instruction-set processor (ASIP) design is proposed. Each pipeline in this architecture is extensively customised. The program instruction-level parallelism is statically explored during compilation. Techniques such as forwarding network reduction, instruction encoding customisation and pipeline structure/instruction-set tailoring are all used to achieve a high performance/area ratio, low power consumption and small code size. The simulations and experiments on a group of benchmarks show that when the multi-pipeline ASIP is employed, an average of 83% performance improvement can be achieved when compared with a single pipeline ASIP, with overheads of 31%, 33% and 86% for area, leakage power and code size, respectively.

Published in:

Computers & Digital Techniques, IET  (Volume:3 ,  Issue: 1 )