By Topic

Multi-function integrated InP-based photonic circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Coldren, L.A. ; IBM Thomas J. Watson Res. Center, Yorktown Heights, NY

The current tendency in high performance computing systems is to increase the parallelism in processing at all levels utilizing multithreads, increasing the number of chips in racks and blades, as well as increasing the number of cores on a chip. The scaling of overall system performance that soon might approach Exaflop/s is, however, out of balance with respect to limited available bandwidth for shuttling ExaBytes of data across the system, between the racks, chips and cores. We will discuss how optics can provide huge power and bandwidth benefits closer and closer to the chip and eventually into the chip itself that would allow to overcome severe constraints of today's mostly copper I/O interconnects. Particular emphasis will be given to silicon photonics integrated circuits designed for low power off-chip and on-chip optical networks.

Published in:

Optical Communication, 2008. ECOC 2008. 34th European Conference on

Date of Conference:

21-25 Sept. 2008