By Topic

A Low Power Dynamic Reconfigurable Processor using Logarithmic Number System for Software Radio Equalizers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Atefeh Salimi Shahraki ; Tarbiat Modares University, Tehran, Iran. ; Abdolreza Nabavi ; Mehdi Habibi ; Babak Bornoosh

This paper presents the design of a dynamic reconfigurable processor using an array of two dimensional logarithmic numbering system (LNS) processing elements and registers. By programming the processor, the array configures dynamically during operation and executes the required task with different structures in each phase. The proposed coarse grain array architecture is suitable for implementation of software radio baseband equalizers. Since redundant elements found in fine grained structures are reduced, the design consumes less chip area and power. Several different equalizer algorithms including the CMA for QPSK and BPSK signals, the finite interval CMA and the sliding window CMA equalizers are implemented and programmed on the proposed processor array and successive operation is shown. The architecture is designed in a 0.13 ¿m CMOS technology and simulated for extraction of chip specifications. Power consumption, operation speed, gate count and chip area of the design are reported.

Published in:

Signal Processing and Communications, 2007. ICSPC 2007. IEEE International Conference on

Date of Conference:

24-27 Nov. 2007