By Topic

Design and Optimization of Digital Signal Components Separator of LINC Transmitters Using FPGA Processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ying Tian ; PolyGRAMES Research Center, Department of Electrical Engineering, Ecole Polytechnique de Montreal, Montreal, Qc, H3T-1J4, Canada ; Oualid Hammi ; Slim Boumaiza ; Fadhel M. Ghannouchi

This paper presents a comparative study of the performances of various digital signal components separator topologies for linear amplification using non linear components based transmitters. The topologies studied use different subcomponents to perform the most computationally demanding part of the digital signal components separator that is the calculation of the square root function. Three cases are considered: the square root function is implemented using a commercially available square root mega-function, a custom designed square root function, and a one dimensional look-up table. The measurement results show that all topologies achieve comparable throughput performances. However, the look-up table implementation reduces the computational complexity and improves the achievable accuracy.

Published in:

Signal Processing and Communications, 2007. ICSPC 2007. IEEE International Conference on

Date of Conference:

24-27 Nov. 2007