Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Parallelization of High-Performance Video Encoding on a Single-Chip Multiprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Di Wu ; Dept. of Electr. Eng., Linkoping Univ., Linkoping ; Boonshyang Lim ; Eilert, J. ; Liu, D.

Although single-chip multiprocessor architectures are available nowadays for embedded computing, programming them with efficiency and productivity has become a significant challenge. This paper studies the multi-level parallelization of video encoding algorithms on a state-of-the-art on-chip multiprocessor. The encoding of H.264/AVC video is chosen as the case to be studied because of its performance demanding and branch-rich features. The final benchmarking result proves that the optimized processing flow can achieve more than 100 operations per cycle in performance which allows a single-chip multiprocessor to encode high resolution video (1920 times 1080) in real-time (30 fps).

Published in:

Signal Processing and Communications, 2007. ICSPC 2007. IEEE International Conference on

Date of Conference:

24-27 Nov. 2007