By Topic

Trace sampling for design trade-offs of microprocessors using SPEC Integer benchmarks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Poursepanj, A. ; Somerset PowerPC Design Center, IBM Corp., Austin, TX, USA ; Chuan-lin Wu

Trace-driven simulation has been used by a large number of design groups to study the performance of computer systems. This approach suffers from the high cost of trace generation and trace execution. Trace sampling techniques have been used for the study of cache memory systems as well as superscalar microprocessors. In spite of the desired features of sampled traces for studying cache behavior, the accuracy of such traces for general processor behaviors is unknown. Our experiments have shown that much smaller representative sampled traces can be generated for a class of applications such as SPEC Integer benchmarks to reduce the cost of design trade-offs and performance projections of the superscalar microprocessors

Published in:

Computers and Communications, 1995., Conference Proceedings of the 1995 IEEE Fourteenth Annual International Phoenix Conference on

Date of Conference:

28-31 Mar 1995