Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Two-way balance-tolerant partitioning based on fuzzy graph clustering for hierarchical design of VLSI systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Jin-Tai Yan ; Dept. of Comput. Sci. & Inf. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan

In this paper, first, we model a two-way balance-tolerant partitioning for a VLSI circuit. Furthermore, we propose an efficient approach based on one kind of fuzzy graph clustering, probabilistic graph clustering, to obtain a two-way balance-tolerant partitioning of VLSI circuits. In this approach, a circuit netlist is represented as an edge-weighted undirected graph by transforming a hypergraph with a clique net model. Furthermore, probabilistic memberships of the vertices in the graph will be obtained by probabilistic graph clustering, respectively. Finally, according to these probabilistic memberships, the graph will be separated into two balanced sub-graphs with a tolerant size constraint. In contrast, a VLSI circuit will be partitioned into two balance-tolerant sub-circuits. The proposed approach based on probabilistic graph clustering is implemented to obtain two balance-tolerant sub-circuits on some industry circuit benchmarks. As a result, the experimental results show that the proposed two-way balance-tolerant partitioning is effective for hierarchical design of VLSI circuits

Published in:

Computers and Communications, 1995., Conference Proceedings of the 1995 IEEE Fourteenth Annual International Phoenix Conference on

Date of Conference:

28-31 Mar 1995